BRIGHAM YOUNG UNIVERSITY
Search BYU
Contact
|
Help
ECEn Home
Cleanroom Home
MOSFET Calculator
Navigation Menu
Cleanroom Home
Photonics Home
Semiconductor Properties...
All Semiconductor Properties
Coefficients of Thermal Expansion
Color Chart
Crystal Planes
Diffusion Profile Calculator/Graph
Direct Bandgap Energy Calculator
Everything Wafers
Impact Ionization Coefficients and Gain Calculator
Metal-Semiconductor Barrier Calculator
MOSFET Current Calculator
Ohmic and Schottky Contacts
Optical Absorption Coefficient Calculator
Physical Constants
PN Junction Animation
PN Junction Properties Calculator
Resistivities for several materials
Resistivity & Mobility Calculator/Graph
Schottky Contact Animation
Thermal Properties of Pure Metals
Microfabrication Processes...
All Microfabrication Processes
Chemical Etching
Chemistry Recipe Calculators
Diffusion Profile Calculator/Graph
Ion Implantation
Lithography Materials (Photoresists, adhesion, developer)
Lithography
N-MOS Transistor Tutorial
Oxide Growth
PECVD Deposition
Photomasks
PVD Metal Deposition
RIE Etching
Substrate Cleaning
Thin Film Evaporation Reference
Optical References...
All Optical References
ABCD Matrix Tutorial
Anti-Reflection Coating Thickness Calculator
ARROW Waveguide Layer Thickness Calculator
Color Chart
Complex Index of Refraction Look-up Utility
Diffraction Grating Calculator
FBG Holography
Fiber Bragg Grating Calculator
Fiber Optic Connectors
Fiber Optic Standards
Fiber Parameter Calculator
Photonics Home
Power Reflection Calculator
Tabulated Optical Constants
Thin Lens Tutorial
Wavelength to Frequency Conversion Chart
Cleanroom Equipment...
All Equipment
Equipment Map
Aligner (Karl Suss Mask MA150)
Dicing Saw (Disco)
E-Beam Evaporator (Denton)
Ellipsometer
Filmetrics F20
Four Point Probe
Hot Pot (Modutek)
HP 4145
HP 4156A
ICP Etcher (STS)
Microscope (Leica)
Nanospec
Ovens (for Dehydration)
Pattern Generator (Electromask)
PE 2 Etcher (Planar Etcher II)
PECVD 1
PECVD 2
Plasma Etcher (Branson)
Prism Coupler (Metricon)
Probe Stations
Profilometer
RIE (Anelva)
RTA
Spinner (Headway)
Spinner (Laurell)
Spinner (Solitec)
Sputtering System (Denton)
Thermal Evaporator
Tube Furnaces
VAC Glovebox
Vacuum Oven
UH114
CMP System
Polisher (Ultra-pol)
Grinder
ICP Etcher (Trion )
Critical Point Dryer
Safety and Protocol...
All Safety and Protocol
Acid Safety
Emergency Contact
Fire Safety
First Aid
Glove Chemical Resistance
Gowning
HF Safety (coming soon)
Housekeeping and Cleanroom Etiquette
MSDS
NFPA Diamond
Personal Protective Equipment
Safety Procedures
Safety Tutorials
Solvent Safety
User Resources...
Contact Us
Cleanroom Access
Scheduler
Equipment Maintenance
Research Students
SEM images
Projects List
BYU Exclusives
External Links...
Equipment Manufactures
Purchasing Wafers
Processing Foundries
Ion Implantation Services
MEMs
Nanotechnology
Semiconductor
University Research Labs
Miscellaneous Links
[
see all...
]
MOSFET Calculator
Background Info
Show
/
Hide
The n-type MOSFET is a four terminal semiconductor device. It consists of a p-type substrate with two n+ doped wells. For a p-type MOSFET, the dopings are n-type substrate and p+ wells. This calculator will calculate the current through two terminals of an n-type MOSFET.
The source contact is generally used as the voltage reference for the MOSFET. The gate region is a metal contact deposited over a thermally grown field oxide that insulates the gate metal from the channel region. The drain contact of the n-type MOSFET is connected to a positive voltage point called the drain voltage.
The gate metal contact forms a Metal Oxide Semiconductor contact with the substrate below the oxide insulator. When the voltage applied to the gate rises above the threshold of the MOS contact an inversion layer is created in the substrate and the once p-type semiconductor now has n-type properties. This inversion layer is referred to as the "channel" of the MOSFET. The ideal threshold voltage is determined by the equation:
where
is the surface potential to cause an inversion layer, N
A
is the semiconductor doping in the channel/substrate and C
o
is the capacitance of the oxide layer. The surface potential to cause an inversion layer,
, is given by the equation
Once an inversion layer has formed in the channel, a voltage can be applied to the drain contact of the MOSFET. As this voltage is small, the inversion layer has a constant resistance. This region of MOSFET operation is called the linear region because of the linear I-V characteristics. As the voltage difference from the drain to the gate increases to more than V
T
a depletion region forms between the inversion layer in the channel of the MOSFET, and the drain well. This causes the current to reach a maximum current, called the saturation current (I
D
sat
). In the ideal MOSFET model, the saturation current is constant for increasing levels of V
D
.
Images taken from "Semiconductor Devices: Physics and Technology" 2nd Ed., S.M. Sze
Gate Oxide Thickness (t
ox
):
Å
Oxide Capacitance (C
ox
):
F/cm
2
Channel Length (L):
um
Channel Width (Z):
um
Mobility (μ):
cm
2
/V•s
Gate Voltage Range(V
G
):
V to
V
Step Size:
V
Drain Voltage Range(V
D
):
V to
V
Channel Doping (N
B
):
1/cm
3
Treshold Voltage (V
T
):
V
Maintained by
ECEn Dept. Web Team
.
Copyright © 1994-2004. Brigham Young University. All Rights Reserved.